

# SPDK+: Low Latency or High Power Efficiency? We Take Both


**Endian Li, Shushu Yi, Li Peng, Qiao Li, Diyu Zhou, Zhenlin Wang,  
Xiaolin Wang, Bo Mao, Yingwei Luo, Ke Zhou, Jie Zhang**



PEKING  
UNIVERSITY



Michigan Tech



# Background: SSDs Become Dominant Storage Media

SSDs → Superb **performance** & **reliability**!

DELL EMC



DELL EMC VMAX

PURE STORAGE



PureStorage FlashArray



Datacenters



Supercomputers

FUJITSU



FUJITSU ETERNUS

NetApp



NetApp AFF

SSDs are widely adopted in diverse domains.

# Background: Evolvement of SSD

Continual advancement in SSD performance



SATA SSD: 100 KIOPS




PCIe5.0 SSD: 1600 KIOPS

How can I/O storage stack fully exploit high-performance SSDs?

# Background: SPDK

## ➤ The Storage Performance Development Kit (SPDK)

- User space I/O engine
- concurrent multi-thread accesses based on a lock-free principle
- Run-to-complete thread
- Polling method
- Advantage: Low latency



**Internal details of SPDK**

# Background: Challenge in Polling methods

Polling vs sync I/O: 23.1% latency ↓ & 10x CPU usage ↑

CPU usage ↖ CPU power consumption ↖

CPU Usage

CPU Power ↗

$$P = c + k \cdot f^3 \cdot U_{cpu}^{[1]}$$


↗ CPU Usage

The CPU power consumption in polling methods is high.

# Background: Challenge in Polling Methods

Is the power consumption of these CPUs worth it? 🤔

High CPU power consumption



100%

CPU Usage or CPU Power



100%

CPU Utilization

96% Idle

A large amount of CPU power consumption is wasted


# The Importance of CPU Power Conservation



**It is essential to improve the power efficiency of the CPU**

# Background: Alternative Approach – Interrupt Mode

➤ SPDK-IM: SPDK added support for interrupt method.




**Internal details of SPDK interrupt methods**




# Background: SPDK-IM

## Polling method




## Interrupt method



***Interrupt method consumes less CPU power***

# Background: Challenge in Interrupt Methods


In small I/O shallow queue: SPDK-IM < SPDK (Power efficiency)



# Key Insight: The User Interrupt Feature Provides Low Latency


User interrupt: a new **feature** in Intel CPU, aim to **reduce inter-process communication latency**

User IPI: Inter-Processor Interrupt supported by user interrupt




The user interrupt delay can be reduced to 1  $\mu$ s

# Key Insight: The User Interrupt Feature Provides Low Latency




# Design: Use User Interrupt to process MSI-X Interrupt

Assumption: user interrupt vector: 171



# Design: Use User Interrupt to process MSI-X Interrupt

Assumption: user interrupt vector: 171




# Key Insight: User wait instructions reduce power consumption



*What is the cost of low latency?*



The user program is always staying in the foreground




# Key Insight: User wait instructions reduce power consumption

What should the CPU do while waiting for I/O to complete?



- **key insight:** user wait instructions

1. Allow the CPU to directly enter a low-power state in user mode
2. It can be interrupted by the user interrupt






# Design: User-mode Scheduling Framework

How to get user interrupt and user wait instruction together?



- **Design:** user-mode scheduling framework


1. Low switch delay
2. Avoid altering SPDK design principle
3. Beneficial for further optimization in the future



# SPDK+: the whole process


---

Assumption: user interrupt vector: 171




# SPDK+: the whole process

Assumption: user interrupt vector: 171



# SPDK+: the whole process



# Prototype and Testbed Setup

## Testbed Configuration

Component	Configuration
CPU	Intel Xeon PLATINUM 8558, 48 cores 2.1 GHz without hyper-threading
NVMe SSD	Up to 7 × TiPro9000 1TB Rand read/Rand Write : 2000K IOPS/1800K IOPS
OS	Ubuntu 22.04 LTS, modified Linux v6.8.10
Frequency scaling governor	Ondemand
Software	Spdk_nvme_perf v24.09
Power measure	Model Specific Register 64DH


## Subjects

### Definition of CPU Power Efficiency


$$CPU\ Power\ Efficiency = \frac{Avg\ IOPS}{Avg\ Power}$$

Abbreviation	Description
SPDK	Using polling method
SPDK-IM	Using interrupt method
SPDK+	Our work using user interrupt method

# Latency




(a) 4KiB random read @ 7 cores.




(b) 4KiB random write @ 7 cores.

**The latency of SPDK+ is almost the same as that of SPDK**

# Power Efficiency




(a) 4KiB random read @ 7 cores.



(b) 4KiB random write @ 7 cores.

**SPDK+ improves power efficiency by up to 18.2%**

# Scalability



(a) 4KiB random read @ 1-46 cores. (b) 4KiB random write @ 1-46 cores.

**As the number of cores increases, the CPU power efficiency of SPDK+ is further enhanced**



# Summary

---

- **Background:** The current I/O software stack does not achieve the best power efficiency in the case of **small I/O and shallow queues**
- **SPDK+:** Optimizing CPU power efficiency in the small IO shallow queue
- **Insights:**
  - The utilization rate of the polling mechanism is very low
  - The poor efficiency of interruption is due to the high interruption delay
- **Designs:**
  - **User interrupt** reduces interruption delay
  - **User wait instructions** reduce IO power consumption
  - The user-mode scheduling framework is used to connect the above two designs
- Significantly improve power efficiency while keeping the delay unchanged

# Thanks & QA

Email: [littledictionaryled@gmail.com](mailto:littledictionaryled@gmail.com)

**Endian Li, Shushu Yi, Li Peng, Qiao Li, Diyu Zhou, Zhenlin Wang,  
Xiaolin Wang, Bo Mao, Yingwei Luo, Ke Zhou, Jie Zhang**



PEKING  
UNIVERSITY



Michigan Tech

